曙海教育集團
上海:021-51875830 北京:010-51292078
西安:029-86699670 南京:4008699035
成都:4008699035 武漢:027-50767718
廣州:4008699035 深圳:4008699035
沈陽:024-31298103 石家莊:4008699035☆
全國統一報名免費電話:4008699035 微信:shuhaipeixun或15921673576 QQ:1299983702
首頁 課程表 報名 在線聊 講師 品牌 QQ聊 活動 就業
嵌入式OS--4G手機操作系統
嵌入式硬件設計
Altium Designer Layout高速硬件設計
開發語言/數據庫/軟硬件測試
芯片設計/大規模集成電路VLSI
其他類
 
  Silicon-package-board co-design培訓
   班級規模及環境--熱線:4008699035 手機:15921673576( 微信同號)
       每期人數限3到5人。
   上課時間和地點
上課地點:【上海】:同濟大學(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學成教院 【北京分部】:北京中山學院/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領館區1號(中和大道) 【沈陽分部】:沈陽理工大學/六宅臻品 【鄭州分部】:鄭州大學/錦華大廈 【石家莊分部】:河北科技大學/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協同大廈
最近開課時間(周末班/連續班/晚班)
Silicon-package-board co-design培訓:2020年3月16日
   實驗設備
     ☆資深工程師授課

        
        ☆注重質量
        ☆邊講邊練

        ☆合格學員免費推薦工作

        ☆合格學員免費頒發相關工程師等資格證書,提升您的職業資質

        專注高端培訓15年,端海提供的證書得到本行業的廣泛認可,學員的能力
        得到大家的認同,受到用人單位的廣泛贊譽。

        ★實驗設備請點擊這兒查看★
   最新優惠
       ◆請咨詢客服。
   質量保障

        1、培訓過程中,如有部分內容理解不透或消化不好,可免費在以后培訓班中重聽;
        2、培訓結束后,授課老師留給學員聯系方式,保障培訓效果,免費提供課后技術支持。
        3、培訓合格學員可享受免費推薦就業機會。

  Silicon-package-board co-design培訓


第一階段 Allegro AMS Simulator

Course Description

The Allegro? AMS Simulator course starts with the basics of entering a design for simulation and builds a solid foundation in the overall use of the software. You run DC Bias simulations, transient analysis simulations, and sweep simulations, allowing you to sweep component values, operating frequencies, or global parameters. You also have the opportunity to simulate several types of analog circuits, transformers, digital circuits, and mixed analog and digital circuits.

Learning Objectives

After completing this course you will be able to:

  • Enter a design for simulation
  • Run DC bias, DC sweep, and AC sweep analyses
  • Edit a stimulus and run a parametric analysis
  • Edit models, run a Monte Carlo analysis, create subcircuits, and create parts for simulation from a model or subcircuit definition
  • Create linear and non-linear transformers, and perform temperature, worst-case, and noise analysis
  • Apply analog behavioral modeling and run digital and mixed analog and digital simulation

Course Agenda

Note that this course can be tailored to better meet your needs?–?contact the Cadence training staff?for specifics.

Unit 1

  • Building a design for simulation
  • Setting up and running DC bias point analysis
  • Setting up and running DC and AC sweep analyses
  • Viewing simulation results in the probe window
  • Setting up sources and using markers
  • Creating and simulating a text netlist
  • Accessing the stimulus editor using VSTIM, ISTIM, and DIGSTIM Running transient analysis

Unit 2

  • Examining common simulation errors
  • Creating linear and non-linear transformers
  • Setting up and running parametric analysis
  • Creating a subcircuit
  • Performing temperature analysis
  • Configuring and running Monte Carlo analysis
  • Simulating with hierarchical blocks and symbols

Unit 3

  • Running simulations using analog behavioral modeling
  • Using digital components in a design
  • Combining analog and digital components in designs
  • Using performance analysis and creating goal functions
  • Setting up and running worst-case analysis
  • Setting up and running noise analysis
第二階段 Allegro Design Entry HDL Front-to-Back Flow

Course Description

In this course, you create board-level schematic designs with Design Entry HDL. You explore the integration between Design Entry HDL and other tools in the design flow, including the Allegro? PCB Editor. You follow the design flow by creating a schematic and taking it all the way through board layout.

Although board layout is introduced as part of the front-to-back flow, this is not a board layout course. Also, schematic or footprint library development is not included in this course. See the Related Courses below.

Learning Objectives

After completing this course, you will be able to:

  • Set up new projects
  • Create a flat, multisheet design
  • Check the design
  • Use part tables
  • Package a design
  • Create and customize a bill of materials
  • Build a hierarchical design
  • Use schematic properties to control part placement
  • Use the Constraint Manager to define high-speed routing requirements in Design Entry HDL
  • Transfer the design to the PCB Editor
  • Place parts manually
  • Autoroute with the PCB Router
  • Compare the schematic and layout
  • Synchronize design differences
  • Incorporate engineering changes
  • Link projects together in a team-design scenario
  • Reuse a hierarchical block and associated layout in another design

Course Sessions

Note that this course can be tailored to better meet your needs –?contact the Cadence training staff?for specifics.

Session 1

  • Getting Started
  • Project Setup

Session 2

  • Design Entry and Packaging

Session 3

  • Hierarchical and Team Design

Session 4

  • Design Rules
  • Rules-Driven Layout

Session 5

  • Engineering Changes

 

主站蜘蛛池模板: 亚洲综合伊人久久大杳蕉| 伊人丁香狠狠色综合久久| 国产精品无码久久综合| 无翼乌无遮挡全彩老师挤奶爱爱帝国综合社区精品| 天堂无码久久综合东京热| 久久综合给合久久国产免费| 亚洲成A人V欧美综合天堂麻豆| 欲色天天综合网| 小说区 图片区色 综合区| 2021精品国产综合久久| 国产成+人+综合+亚洲专| 亚洲综合无码AV一区二区| 久久国产综合精品五月天| 亚洲国产欧洲综合997久久| 激情综合色综合啪啪开心| 色综合天天综合| 久久综合九色综合久99| 久久久综合香蕉尹人综合网| 伊人久久大香线蕉综合热线| 狼狼综合久久久久综合网| 欧美精品国产日韩综合在线| 国产精品综合AV一区二区国产馆| 国产成人综合久久综合| 久久综合偷偷噜噜噜色| 五月婷婷激情综合| 色天使久久综合网天天| 亚洲国产综合专区在线电影| 色综合久久中文字幕无码| 自拍 偷拍 另类 综合图片| 久久一日本道色综合久久| 久久久久久综合网天天| 欧美大战日韩91综合一区婷婷久久青草| 久久狠狠爱亚洲综合影院| 色婷婷久久综合中文久久蜜桃av| 国产成人综合日韩精品无码不卡| 亚洲精品第一综合99久久| 一本久久a久久精品vr综合| 国产成人99久久亚洲综合精品| 亚洲国产综合无码一区二区二三区| 色综合久久综合中文综合网| 久久午夜综合久久|